Abstract-Redox-based resistive switching devices (ReRAM) are an emerging class of non-volatile storage elements suited for nanoscale memory applications. In terms of logic operations, ReRAM devices were suggested to be used as programmable interconnects, large-scale look-up tables or for sequential logic operations. However, without additional selector devices these approaches are not suited for use in large scale nanocrossbar memory arrays, which is the preferred architecture for ReRAM devices due to the minimum area consumption. To overcome this issue for the sequential logic approach, we recently introduced a novel concept, which is suited for passive crossbar arrays using complementary resistive switches (CRSs). CRS cells offer two high resistive storage states, and thus, parasitic 'sneak' currents are efficiently avoided. However, until now the CRS-based logic-inmemory approach was only shown to be able to perform basic Boolean logic operations using a single CRS cell. In this paper, we introduce two multi-bit adder schemes using the CRS-based logic-in-memory approach. We proof the concepts by means of SPICE simulations using a dynamical memristive device model of a ReRAM cell. Finally, we show the advantages of our novel adder concept in terms of step count and number of devices in comparison to a recently published adder approach, which applies the conventional ReRAM-based sequential logic concept introduced by Borghetti et al.
I. INTRODUCTION
EDOX-BASED resistive switches (ReRAM) are considered as one of the most promising follower technologies for memory and logic applications [1] . In this technology the information is stored and calculated as two different nonvolatile resistive states, a low resistive state (LRS) and a high resistive state (HRS). Two subclasses of ReRAM cells are most relevant for application. Whereas valence change mechanism (VCM) cells are based on oxygen vacancy movement in transition metal oxides (e.g. TaO x or HfO x ), electrochemical metallization (ECM) cells rely on the formation of a metallic Cu or Ag filaments [1, 2] . Both ECM and VCM cells offer a bipolar switching operation, i.e. SET and RESET occur at opposite voltage polarities. In 2008 Strukov et al. suggested to model ReRAM devices as memristive systems [3] , sometimes also called memristor for short [4] . However, due to the complex physical mechanisms, memristive device modeling is challenging [5] , and many available device models do not offer the required strong nonlinear switching kinetics [6] . For memory applications a passive crossbar array is assumed to be the most favorable architecture, since it can offer a device area down to 4F 2 [7] . However, due to absence of a transistor as selector device, low resistive devices in the matrix cause parasitic currents, also called current sneak paths, which drastically limits the maximum array size [8] . Thus, either a bipolar rectifying selector device or a complementary resistive switch (CRS) [9] configuration is required to enable passive arrays. In terms of logic operations, there are three basic approaches based on ReRAM devices. The first one uses ReRAM devices as switchable interconnects. In the CMOL concept [10] for example, a sea of elementary CMOS cells, each consisting of two pass transistors and an inverter, is connected of discontinuous lines via ReRAM cells. A second approach uses crossbar arrays for look-up-tables (LUT) for field programmable gate arrays (FPGA) applying small crossbar arrays. For example in [11] such architecture was suggested to implement a resistive programmable logic array (PLA) logic block realizing a full adder. Moreover, in [12, 13] a so-called memory-based computing approach using large crossbar arrays for multi-input-multi-output LUTs, which leads to reduced circuitry overhead, was suggested. A completely different approach was suggested by Borghetti et al. [14] using ReRAM cells as conditionally switchable sequential logic devices, allowing logic-in-memory operations directly. This concept was further developed and adopted for CRS cells to improve array compatibility [15] . However, up to now only basic logic functions such as IMP or NAND have been shown for this approach by means of memristive simulations [16] . On the other hand, an adder concept using Borghetti's approach was suggested by Lehtonen et al. in [17] . Recently Kvatinsky et al. [18] represented two improved concepts. In this paper we show that advantageous adder concepts are feasible as well for our logic approach. These adder concepts are superior in terms of cycle and element count compared to the previous approaches. nomenclature is introduced and the basic CRS logic concept is summarized. Then the inherent carry calculation capability of CRS devices is highlighted. In section III the novel adder schemes are explained, and in section IV the operation is verified by dynamical pulse simulations. In section V a comparison to Lehtonen's and Kvatinsky's adder approaches is drawn. Finally, in section VI the work is summarized and an outlook is given.
II. COMPLEMENTARY RESISTIVE SWITCH-LOGIC
A. Passive crossbar arrays Ultra dense ReRAM-based memory architectures will be hybrid architectures with a standard CMOS component which is responsible for controlling the passive crossbar arrays. These arrays will be fabricated on top of the CMOS layers in the backend of line (BEOL) [7] . In general, the size of the crossbar arrays should be sufficiently large to justify the control circuit overhead. Thus, either appropriate selector devices are required at each cross point, or complementary resistive switches should be applied [9] . The basic idea underlying our approach is to extend the application of hybrid CMOS/crossbar architectures from pure memory operations towards logic-in-memory operations, by enabling a sequential access to the crossbar array devices [15] . Fig. 1a depicts a possible layout. The system could consist of many arrays and one control unit, which coordinates and addresses the signals to the specific wordlines (wl) and bitlines (bl). A typical array size could be for example 128 by 128 lines. Fig. 1a shows a system using CRS crossbar devices with only two arrays (A 0 and A 1 ) and an array size 3 by 5 to illustrate the basic concept. The structure of array A0 is depicted below this system section, showing that every intersection of a word-and bitline is a CRS cell. These CRS cells will be referred to as AzCRSwlxbly (cmp. Fig. 1 ), where Az denotes the name of the array, in which the cell can be found, wlx denotes the wordline of the cell and bly denotes the bitline. Thus the CRS cell A0CRSwl2bl0 is found in array A 0 at intersection wl 2 and bl 0 . Fig. 1 (a) Expected system section layout, which consists of two Arrays (A0 and A1) and a control unit. (b) Each array has three wordlines (wl0, wl1 and wl2) and five bitlines (bl0, bl1, bl2, bl3 and bl4). The three red marked cells are used to compute a two bit addition.
The control unit enables free communication between all lines and is a key element for consecutive logic.
B. Complementary Resistive Switches
CRS cells consist of two anti-serially connected ReRAM cells. A basic CRS operation in sweep mode is depicted in Fig. 2a . Both logic values '0' and '1' are represented by an in total high resistive state, since one cell is in HRS. '0' is represented by LRS/HRS and '1' by HRS/LRS. The 'ON' state is only a transition state, which is reached while changing the inner state from '0' to '1' or back. Here a half select scheme (e.g. [19] ) is applied, so that there are three different voltage levels available at the word-and bitlines, low, high and ground. The devices need steep switching kinetics, since the devices must enable switching with the maximum voltage across the device for a given time period. Additionally, the cells must prevent switching if half of the maximum voltage is applied during the same time period. Note that a very steep switching kinetic is an intrinsic feature of resistive switching devices [20, 21] , thus passive crossbar arrays are feasible.
C. CRS single-bit logic operations
In [15] we introduced a CRS compatible 'stateful' logic approach. Fig. 2b represents a CRS cell as a finite state machine with two states. To switch from '0' to '1' the high potential, which is represented by the logical one '1', needs to be applied at the wordline and the low potential, logical zero '0', at the bitline of the cell. Otherwise the machine will stay in the '0'-state. To switch from '1' to '0' the low potential needs to be applied at the wordline and the high potential at the bitline of the cell. Otherwise the cell will stay in the '1'-state. The general logic equation to represent this behavior is given by [15] :
where wl is the wordline connected to the device and bl the bitline, Z' is the device state prior to the application of the signals at wl and bl, and Z is the device state after applying the signals. As follows, if the device is in state '1' (Z' = '1'), the cell performs a reverse implication (RIMP) if the cell is in state '0' (Z' = '0') an inverse implication (NIMP) is performed. 14 out of 16 Boolean functions are directly feasible within this approach [15] . The XOR and XNOR functions can only be realized with a second CRS cell. Note that a computation on more than one device is feasible, if the wl or bl input is the same for these computations on different devices. Equation (1) must be considered as the basic equation to develop a synthesis tool for CRS-logic. For Borghetti's imply logic a few approaches for such a tool were presented [17, 22] . 
D. CRS carry bit and sum bit calculation
In the next few lines we show that this equation offers the correct result for c i+1 , which is in general expressed by:
This can be rewritten as follows: 
Next, c i+1 is required as an input signal at the bitline, while b i is applied to the wordline:
Note: It is favorable that the first sum computation step and the carry calculation step need the same input signal at the wordline, so both steps can be calculated at the same cycle in two different devices. Since the sum function needs c i+1 as an input signal and only a destructive read-out is available, c i+1 needs to be calculated in a different cell or needs to be written back.
The read-out scheme is depicted in Fig. 2d . A read-out is performed by applying '1' at the wl and '0' at the bl. Due to the fact that the state can be switched from '0' to '1' (destructive readout) it is possible that a write back step is needed. If a current spike is detected in the read-out cycle, the stored information is interpreted as a '0', if no current spike occurs the information is a '1'.
III. ADDER SCHEMES
In this section we present two different bit-serial schemes to perform an addition on a CRS passive crossbar array by using simple consecutive signal sequences. By doing calculations in arrays instead of single cells, the main drawback of sequential logic, the need for multiple steps, can be eased, since array operations can be conducted in parallel. Both adder schemes are based on the single-bit carry and sum calculation highlighted in section II.D. In this section, we introduce a way to perform multi-bit operations. Since CRS cells are passive devices there is no way, that they can pass information to the next stage. This is a major issue for complex calculations, which need more than one step or more The carry operation needs just one cycle (yellow), for which the actual state is interpreted as ci and the resulting state is ci+1. The sum operation needs two cycles. In the first cycle (light green) the actual state is taken as ci and the resulting state is interpreted as the intermediate state s′ In the second step (dark green) the actual state is the previously calculated s′ and the resulting state is the sum bit s . Note that for the second step ci+1 is needed as an input signal at the bitline, so ci+1 needs to be calculated in another cell in a previous or in the same cycle. (d) Read-out operation (grey) for a CRS cell. A '0' was stored if a current spike (turquoise) is detected, if not it was a '1' (turquoise).
than two input signals, like an adder. Hence either every intermediate step needs to be read out or the stored
Adder truth table:
CRS spike read operation:
Spike read Spike read
Write back
Cycle Z' wl bl Z read CRS logic operation: (a)
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information is interpreted as a kind of 'third input' in the next step. As previously explained a read-out is destructive and requires a write back, if the data is needed later on. So the second possibility is preferable as it should be faster and more energy efficient. In fact, using parallel computing and stored information as a kind of 'third input' are the keys to designing a CRS adder. A difficulty in realizing an adder in CRS arrays was that there is no direct XOR-functionality available in CRS-logic [15] . But as shown before (cmp. Fig. 2c) , it can be implemented in two steps by providing additional information from an auxiliary calculation, which is read out and used as an input signal. Without loss of generality, we explain the schemes by means of a two bit addition. Since we operate a two's complement addition we need three devices to store the desired resulting word. For these examples we establish the following representation: calculation wordline (wl_calc) auxiliary calculation wordline (wl_aux)
where wl x stands for the signal at the wordline wl with the number x in the calculation array, bl i+1 , bl i and bl i-1 denote the signals at the bitlines with the numbers i+1, i and i-1 in the calculation array, wl y represent the signal at the wordline wl with the number y in the auxiliary calculation array. bl j+1 , bl j and bl j-1 denote the signals at the bitlines with the numbers j+1, j and j-1 in the auxiliary calculation array and Z' x,i+1 , Z' x,i , Z' x,i-1 , Z' y,j+1 , Z' y,j and Z' y,j-1 denote the states prior to the application of the signals. This means, that the impact of the depicted signals is shown in the next step. Without loss of generality we assume that the calculation takes place in the cells between wordline wl 0 and bl 0 to bl 2 or bl 3, respectively. Note that not every cell is computing something in every cycle. If a cell should just keep the stored information until it is read out or further processed, the input signal at the bl is set to ground, which is represented by 0 due to the half select scheme.
A. Precalculation-Adder
This first approach needs two wordlines in two different arrays and requires the capability of reading and using an information bit in the same cycle. The sum is calculated in one wordline (wl_calc) the other wordline is used for auxiliary calculations (wl_aux). Without loss of generality wl_calc will be set to wordline wl 0 in array A 0 and wl_aux is set to wordline wl 0 in array A 1 . These auxiliary calculations (precalculations) will be read out later in order to complete the computation of the final sum bits. The needed operations can be grouped in three blocks: The initialization block (step 1-2), the preparation block (here step 3-5) and the finishing block (here step 6-8). In the initialization block, as the name states, the cells will be prepared to start the calculation. In the preparation block the cells prepare the final sum by calculating all needed information and intermediate states. In the final block the prepared information will be merged in the calculation wordline to finish the addition. The amount of steps of the second and third block depends on the input word length, while the first block is independent of it.
The operations of the precalculation-Adder (PC-Adder) in detail are: 1.
Step: Initialize/read-out
The first step is a read-out or initialization step during which the stored information is read out and the cells are brought to a known state '1'.
2.
Step: Programming c 0 in the calculation cells
In the second step the first carry c 0 is programmed into all the calculation cells by setting the wordlines to c 0 and the bitlines to '1'. This step also enables distributed calculation and two's complement subtraction. In the third step wl_calc calculates c in all cells except for the least significant cell (A0CRSwl0bl0), which calculates the intermediate state s′ instead. This is done by setting the wl to a 0 and the bls to b or respectively b 0 (Fig. 2c) . In wl_aux all cells calculate c , since this is the least significant carry needed to calculate the final sum bits. This is done by setting wl_aux to a 0 and the bls to b . The least significant bit (LSB) cells (A0CRSwl0bl0 and A1CRSwl0bl0) are now ready for the last computational step and just store the current state until the auxiliary calculation is read out and the computational LSB is further processed. In the fourth step the most significant bit (MSB) cell (A0CRSwl0bl2) of wl_calc calculates c and A0CRSwl0bl1 prepares the sum by calculating the intermediate state s′ . This is nearly the same step as before but shifted one significance higher, so wl_calc is set to a 1 , while bl 2 is set to b and bl 1 to b 1 . In wl_aux the two cells of highest significance (A1CRSwl0bl2 and A1CRSwl0bl1) compute also c 2 , by applying a 1 to wl_aux and b at bl 2 and bl 1 .
5.
Step: Calculation of and ′ a c s′ s′ ⋯ a c c c
In the last preparatory step in wl_calc only the MSB cell (A0CRSwl0bl2) calculates the intermediate state s′ by applying a 1 at the wordline and b 1 at bl 2 . In wl_aux also only the MSB (A1CRSwl0bl2) needs to calculate c 3 . This is done by applying a 1 once more at the wl_aux and b at bl 2 . This step is necessary due to the doubled MSBs to secure a correct result.
6.
Step: Read-out auxiliary result c 1 and calculation of s 0
In the sixth step s is calculated in wl_calc. For this the LSB of wl_aux is read out and is set as the input signal at bl 0 at wl_calc, while b 0 is applied at wl_calc.
7.
Step: Read-out auxiliary result c 2 and calculation of s 1
In the seventh and eighth step the same is done to calculate s 1 and s 2 . 8.
Step: Read-out auxiliary result c 3 and calculation of s 2
After eight steps the sum is stored in wl_calc. The result states are:
Depending on the bit length of the operands, the number of steps can be calculated as follows: 2(N+1)+2, as can be seen from the cycle flow graph (Fig. 3) . 
B. Toggle-Cell-Adder
In this paragraph we introduce an alternative implementation which only needs one wordline in one array, and so a fewer amount of cells. However, the number of required steps increases in this Toggle-Cell-Adder (TC-Adder) approach. A difference to the first presented adder scheme is that not all cells in wl_calc will later be sum bits. In our presentation A0CRSwl0bl1 is the LSB cell. The A0CRSwl0bl0 cell is the toggle cell (TC), which calculates all carry bits and gives this scheme the name.
1.
The first step is a read-out or initialization step, where the last information is read out and the cells are brought to a known state.
2.
In the second step the first carry c 0 is programmed in to all the calculation cells by setting wl to c 0 and the bls to '1'. This step enables distributed calculation and two's complement subtraction. This is the author's version of an article that has been accepted for IEEE JETCAS. Changes were made to this version by the publisher prior to publication. The final version of record is available at DOI: http://dx.doi.org/10.1109/JETCAS.2015.2398217
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11.
Step 
The cycle flow graph for the Toggle-Cell-Adder is slightly different compared to the PC-Adder, see Fig. 4 . The amount of cycles increases to 4N+5 (PC-Adder: 2(N+1)+2), but only about the half of devices is required for this type of adder.
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IV. ADDER SIMULATIONS

A. ReRAM Device Modeling
An accurate, predictive and stable model is a key factor for future investigations concerning memory and logic designs. In [6] we defined three evaluation criteria, the I-V characteristic, the CRS I-V characteristic and the nonlinearity of the switching kinetics, and checked if different models fulfill these criteria. We showed that very few models could satisfactorily fulfill these criteria. So, accurate and predictive simulations, especially for VCM-type devices, are difficult to receive. However, for ECM devices there is a highly accurate memristive device model available [16, 23] . So the simulations are performed with this model to obtain a higher accuracy. The switching mechanism of ECM devices is based on the electrochemically driven growths and dissolution in an ion conducting thin film. The electronic current is modulated by the variation of a tunneling gap between the filament tip and its counter electrode. In the ECM device model (cf. Fig. 5 ), a cylindrical Ag filament with a cross sectional area A fil is considered, which grows from the inert Pt towards the active Ag electrode within an insulating (switching) layer with thickness L. The dynamic evolution of the tunneling gap x (the state variable) is driven by the ionic current I ion according to Faraday's law [16, 23] :
Here is the molecular mass, , the mass density of the deposited metal, and the ionic charge of the cations. 
Here " is the exchange charge density, / is the charge transfer coefficient, and is the overpotential at the active electrode/insulator interface. For the insulator/filament interface the equations are defined with opposite polarities. Both, the ionic resistance ion
, which models the ion drift within the insulator, and the filament resistance
are assumed to be ohmic. Note that the electronic current is controlled by the gap size x, and is defined as a tunneling current:
where H $$ = H Q H is the effective electron tunneling mass, ∆J the barrier height and ℎ the Planck's constant. Using the equivalent circuit diagram the equation system (7) - (9) is implemented in VerilogA and solved by using Spectre. Table  1 summarizes the simulation parameters. Here, we used the same parameters as in our previous model [16] apart from a larger filament area. 
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In Fig. 6 a simulated unit cell I-V characteristic and a CRS I-V characteristic are depicted. A typical feature of an ECM device is the asymmetry of SET (~1.3 V) and RESET (~-0.5 V) voltages (Fig. 6a ). This asymmetry leads to a reduced ONwindow width for the CRS device (Fig. 6b) . However, the actual width of the ON-window has no impact on the device performance since the LRS/LRS state is not accessed neither for write nor read: in the applied Spike read scheme (Fig. 2d ) a full switching from LRS/HRS to HRS/LRS is performed. Note that a read scheme using the LRS/LRS state ('Level read') would be also feasible due to the nonlinearity of the device kinetics, see [16, 24] . Furthermore, in [17] we showed that the ON-window can be adjusted by adding a serial resistance. Based on this dynamic ECM model, VerilogA simulations of a crossbar array implementing the adder schemes introduced above were conducted to prove the basic concept. The control unit functionality was done manually by adjusting the input signals.
B. Simulation of the Precalculation-Adder
In Fig. 7 After these preparatory steps the in array A 1 calculated information is read out and used as input signals at the bls of array A 0 . So the sixth step presents the read-out (grey) of the information stored in A1CRSwl1bl1 and the calculation of the first sum bit s 0 (dark green). The information was interpreted as a one '1' (turquoise), since no current spike occurred. In the seventh step the next stored information is read out (grey).
Here a current spike occurs (turquoise), thus the information is interpreted as zero '0' and used as the input signal at bl 2 in array A 0 in order to calculate the sum bit s 1 (dark green). In the last computational step the next information is read out (grey) again. A current spike (turquoise) occurs so the information is interpreted as zero '0' and set to an input signal at bl 3 to calculate the last sum bit s 2 (dark green). Then another readout step (grey) is performed to show that the stored information is the desired result.
C. Simulation of the Toggle-Cell-Adder
In Fig. 8 The background color is set correspondingly to Fig. 2 . Yellow depicts the carry functionality, light green the first sum computation cycle, dark green the second step of the sum function, grey a read-out step, turquoise the readout current response and orange the programming step. Steps 1-2 are initialization steps, after these c0 is programmed in every cell. Steps 3-5 are the preparatory steps in which all needed information, ci+1 (yellow) and s′ (light green), are calculated. In steps 6-8 the information is merged and the final sum bits (dark green) are calculated. The last step is another read-out to show that the stored information is the desired result. Fig. 8 Simulation of the Toggle-Cell-Adder with inputs a = 01 and b = 01. The background color is set correspondingly to Fig. 2 . Yellow depicts the carry functionality, light green the first sum computation cycle, dark green the second step of the sum function, grey a read-out step, turquoise the read out current response and orange the programming step. Steps 1-2 are initialization steps, after these c0 is programmed in every cell. In Steps 3, 7 and 11 the needed information, ci+1 (yellow) and s′ (light green), are calculated. In steps 4, 8 and 12 the TC is read out (grey). In steps 5, 9 and 13 the read out information is used to calculate the final sum bits (dark green). In steps 6 and 10 the read out information is written back in the TC (orange) to enable further calculation. The last step is another read out step to show that the stored information is the desired result.
The read-out information is used in the fifth step to compute the final sum bit s 0 (dark green). In step six the read-out information is written back (orange) in the TC. In the seventh step c 2 (yellow) and s′ (light green) is computed. Once more the TC is read out (grey) in the eighth step. The stored information is interpreted as a zero, since a current spike (turquoise) is detected. This read-out information is used to calculate the final sum bit s 1 (dark green) in the ninth step. In the tenth step the TC is programmed back with the read-out information (orange). In the eleventh step c 3 (yellow) and s′ (light green) are computed. In step twelve the TC is read out (grey) for the last time in this example. The occurring current spike (turquoise) is interpreted as a zero. In step thirteen this readout information is used to calculate the last final sum bit s 2 (dark green). At last another read-out step (grey) is performed to show that the stored information is the desired result. This is the author's version of an article that has been accepted for IEEE JETCAS. Changes were made to this version by the publisher prior to publication. The final version of record is available at DOI: http://dx.doi.org/10.1109/JETCAS.2015.2398217
V. ADDER COMPARISON
In [17] Lehtonen et al. introduced an adder concept using the imply logic approach according to Borghetti [14] . In [18] Kvatinsky et al. introduced two new, improved adder designs, a parallel and a serial. First, we want to compare these three approaches with our adder schemes in terms of cycles and device count (see Table 2 ). Moreover, a third criteria referring to the compatibility with common crossbar arrays is also considered in Table 2 .
One can easily see that the newly introduced schemes require fewer devices and cycles. Also a very important fact is that these adder work on 4F 2 passive crossbar arrays. In contrast, Kvatinsky's parallel approach needs a more complex crossbar architecture. Lehtonen [17] Furthermore, we want to compare the introduced schemes in requirements of the interconnect. The Precalculation-Adder needs a global interconnect, so that the read-out information from one array can be applied as an input in another array.
Since we assume that we can read out one cell and apply this information at another bitline during one cycle the cycle duration and the control unit functionality needs to be adjusted to this case. The TC-Adder does not necessarily need a global interconnect, since the read-out information was stored in the same wordline. Nevertheless either if no near interconnect is present the information has also to be sent to the control unit or if a near interconnect is present the information needs to be stored in a register, since it will be needed in two more cycles. But even if the information is sent to the control unit the cycle duration is not very crucial, since the information is needed just in the next cycle.
VI. CONCLUSION
In this work we have presented two novel CRS-based adder schemes which enable arithmetic operations within passive crossbar memories. The Toogle-Cell-Adder offers the lowest amount of cells while the Precalculation-Adder requires the fewest number of steps. Both concepts enable multi-bit logic operations in CRS arrays in a very efficient manner and could pave the path to new computing architectures based on ReRAM-type nanocrossbar memories.
